Dynamic Voltage Scaling and the Design of a Low-Power Microprocessor System
نویسندگان
چکیده
This paper describes the design of a low-power microprocessor system that can run between 8Mhz at 1.1V and 100MHz at 3.3V. The ramifications of Dynamic Voltage Scaling, which allows the processor to dynamically alter its operating voltage at run-time, will be presented along with a description of the system design and an approach to benchmarking. In addition, a more in-depth discussion of the cache memory system will be
منابع مشابه
Enabling On-Chip Switching Regulators for Multi-Core Processors using Current Staggering
Portable, embedded systems place ever-increasing demands on high-performance, low-power microprocessor design. Dynamic voltage and frequency scaling (DVFS) is a wellknown technique to reduce energy in portable systems, but DVFS effectiveness suffers from the fact that voltage transitions occur on the order of tens of microseconds. Voltage regulators that are integrated on the same chip as the m...
متن کاملA New System of Contactless Power Transfer with Low Voltage Stress and Parasitic Capacitors Effect
In this paper, a high frequency contactless power transfer (CPT) system is designed with ∅2 inverter drive. This system works in 30MHz frequency and 380W power with low voltage stress and considers the inductive link parasitic capacitor effect. In the design, we formulated the inverter equations first and then suggested another design for the transmitter and the receiver coils as the energy tra...
متن کاملEmbedded tutorial: Addressing critical power management verification issues in low power designs
-Power management techniques that leverage voltage as a handle are being extensively used in power sensitive designs. These techniques include power gating, power gating with retention, multiple supply voltages, dynamic voltage scaling, adaptive voltage scaling, multi-threshold CMOS, and active body bias. The use of the power management techniques also imply new challenges in validation and tes...
متن کاملTheoretical system-level model for power-performance trade-off in VLSI microprocessor design
This contribution provides a quantitative model of the relation between supply voltage scaling, sustainable cycle time, pipeline depth, instruction level parallelism and power dissipation. The analysis show that there is an optimal sizing of the target supply voltage and pipe stage complexity for power minimization subject to a performance constraint. The behavior of realistic processor impleme...
متن کاملA power-configurable bus for embedded systems
Pre-designed configurable platforms, possessing microprocessors, memories, and numerous peripherals on a single chip, are increasing in popularity in embedded system design. Platform configurability enables use in more products, which results in lower cost platforms due to higher volume production. Common configurable features include voltage scaling and cache organization. We introduce a new b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998